

Description

Voltage regulator with adjustable output impedance

5

The present invention relates to a voltage regulator in accordance with the features of the preamble of claim 1 having an output terminal for the provision of an output voltage and connection of a load, an output capacitor connected to the output terminal and having
10 an equivalent series resistance, and also having a clocked converter unit, to which a supply voltage is fed, which has an output coupled to the output terminal and to which are fed a feedback signal dependent on the output voltage and a reference signal for the formation
15 of a differential signal.

Such a voltage regulator is described for example in US 6,229,292 B1 or US 6,069,471.

20

In the case of such voltage regulators, the converter unit provides an output current which brings about a voltage drop across the parallel circuit formed by the output capacitor and the load, said voltage drop
25 corresponding to the output voltage. Via the feedback path, load-dictated fluctuations in the output voltage are readjusted in a known manner in that, in the event of a decrease in the output voltage, the power consumption of the regulator is increased and the
30 average output current is increased and in that, in the event of a rise in the output voltage, the power consumption of the regulator is reduced and the average output current is reduced. In the voltage regulator of the generic type, the output capacitor serves as a
35 buffer for reducing fluctuations in the output voltage in the case of load changes of the load connected to the output terminal and in particular in the case of converter units with a switching converter for smoothing the output current.

Since the converter unit can react to load changes only with a time delay, abrupt load changes lead to momentary fluctuations in the output voltage, as is
5 illustrated with reference to figures 1 and 2. In figure 1, AK designates the output terminal of a converter unit of arbitrary configuration, which provides an output current I_{out} for a parallel circuit formed by a buffer capacitor 20 and a load, said output
10 current I_{out} bringing about a voltage drop V_{out} across the parallel circuit. Figure 1 shows the electrical equivalent circuit diagram of the output capacitor 20, which comprises a capacitor component, represented by the capacitor C, and a resistive component ESR
15 connected in series with the capacitive component C. In this case, the resistive component ESR takes account of unavoidable conduction losses of a real capacitor.

Consideration will now be given to the case illustrated
20 in the figure, in which, in the open-circuit case, an output voltage V_{out} having a nominal value V_{out_nom} is set, no current or only a very small current being required to maintain said output voltage. If, at an instant t_0 , the current consumption I of the load rises
25 rapidly owing to a load change, then this current requirement can initially be covered only by the output capacitor 20, the current which is drawn from the capacitor 20 and initially corresponds to the load current now taken up bringing about, across the
30 equivalent resistance of said capacitor, a voltage drop ΔU resulting from the product of the resistance ESR and the current change ΔI (in the present case $\Delta I = I_{max}$). The output voltage V_{out} thereby decreases by the value ΔU . The power consumption of the converter unit is
35 thereupon readjusted until the output current I_{out} is adapted to the changed load conditions and the nominal voltage V_{out_nom} is again present at the output. If, at an instant t_1 , the current consumption of the load

falls from the value I_{max} to zero owing to an open circuit, then only the output capacitor 20 is momentarily able to take up the output current adapted to the load conditions prevailing until then, which leads to an output voltage increased by the voltage drop $\Delta U = \Delta I \cdot ESR = I_{max} \cdot ESR$. The output current is thereupon readjusted until the output current I_{out} is zero.

- 10 To summarize, in the case of a maximum current consumption of the load of I_{max} , fluctuations in the output voltage V_{out} of $\Delta_{out} = 2 \cdot I_{max} \cdot ESR$ can thus occur.
- 15 In order to reduce the fluctuations in the output voltage, Ron Lenk: "Understanding Droop and Programmable Active Droop", Application Bulletin AB-24, Fairchild Semiconductor, figure 3, discloses connecting a resistor downstream of the output of the converter, across which resistor the output current likewise brings about a voltage drop and which resistor, in the event of a change in the current consumption of the load, accepts a part of the resultant voltage fluctuations, so that the actual output voltage corresponds to the nominal value of the output voltage minus the voltage drop across the resistor.

In the abovementioned publications US 6,229,292 B1 and US 6,069,471, in order to reduce such voltage fluctuations in the output voltage, provision is made for reducing a reference value V_{ref1} , depending on which the output voltage or the output current is set, in accordance with

35
$$V_{ref1} = V_{ref} - I \cdot ESR \quad (1),$$

where V_{ref} is a constant reference value, I is the load current and ESR is the equivalent resistance. In the

case of a large current requirement of the load, which, in the case of a load change, would bring about a correspondingly large change in voltage across the equivalent resistance, the reference value V_{ref1} is in
5 this case reduced in order to correspondingly reduce the output voltage and the output current and thereby to reduce the fluctuation range of the output voltage in the case of a load change.

10 It is an aim of the present invention to provide a voltage regulator having an output capacitor connected to an output terminal and having an equivalent resistance in which a fluctuation range of the output voltage in the case of load changes of a load connected
15 to the voltage regulator is reduced.

This aim is achieved by means of a voltage regulator in accordance with the features of claim 1. The subclaims relate to advantageous refinements of the invention.

20

The voltage regulator according to the invention comprises an output terminal for the provision of an output voltage and connection of a load, an output capacitor connected to the output terminal and having
25 an equivalent series resistance, and a converter unit. The converter unit comprises supply voltage terminals for the application of a supply voltage, an output coupled to the output terminal of the voltage regulator, and a feedback signal input for feeding in a
30 feedback signal dependent on the output voltage, an input for feeding in a reference signal. The converter unit is designed to provide an output current, the mean value of which is proportional to the difference between the reference signal and the feedback signal,
35 the proportionality factor between this difference and the output current being adjustable by means of a control signal at a control input of the converter unit.

Preferably the control signal is selected in such a way that said proportionality factor is at least approximately proportional to the reciprocal of the
5 equivalent series resistance and preferably corresponds to said reciprocal.

A voltage regulator having a converter unit configured in this way has a transfer response in which the supply
10 voltage set at the output for the load decreases as the load current increases, in order overall to reduce fluctuations in the output voltage which result, in the case of sudden load changes, from the voltage drop across the equivalent series resistance.

15 The proportionality factor between the difference formed from reference signal and feedback signal and the output current corresponds to the transconductance of the voltage regulator. The setting of this
20 transconductance by means of an external control signal by way of the gain factor of the comparator unit enables the voltage regulator to be flexibly adapted to the equivalent series resistance of the output capacitor currently connected.

25 The converter unit furthermore comprises a switching converter having an inductive component, for example a coil, and a switching unit, the switching unit serving for the clocked connection of the inductive component
30 to the supply voltage according to a pulse-width-modulated signal. In order to provide this pulse-width-modulated signal, a pulse width modulator is present, which provides the pulse-width-modulated signal according to a regulation signal dependent on a
35 differential signal. A comparator unit provides said differential signal from the reference signal and the feedback signal. This regulation signal fed to the pulse width modulator is preferably dependent on the

differential signal and on a signal dependent on the output current of the converter unit, said output current corresponding to the current through the inductance.

5

The pulse width modulator preferably comprises a comparator with switching hysteresis, to which the regulation signal is fed and which provides the pulse-width-modulated signal depending on a comparison of the regulation signal with a first and second threshold value.

10

The present invention is explained in more detail below in exemplary embodiments with reference to figures, in which:

15

Figure 1 shows a parallel circuit formed by a load and a capacitor having an equivalent series resistance, which is supplied by means of an output current,

20

Figure 2 shows a diagrammatic illustration of the output voltage (V_{out}) and of the output current (I_{out}) in the case of maximum fluctuations in the current consumption of the load in the case of an output voltage regulated independently of the load,

25

Figure 3 shows an exemplary embodiment of a voltage regulator according to the invention,

30

Figure 4 shows temporal profiles of the output voltage and of the load current in the case of the voltage regulator in accordance with figure 3,

35

Figure 5 shows a voltage regulator having a converter unit illustrated in detail, said converter unit comprising a switching converter,

- 5 Figure 6 shows exemplary temporal profiles of selected signals depicted in figure 5.

In the figures, unless specified otherwise, identical reference symbols designate identical parts, signals
10 and components with the same meaning.

Figure 3 shows a voltage regulator having an output terminal AK for the connection of a load and for the provision of an output voltage V_{out} and an output
15 current I_{out} for the load. In the example, the load is connected to the output terminal AK and a reference-ground potential GND. An output capacitor 20 is connected in parallel with the load, and comprises a capacitive component, represented by a capacitor C, and
20 a series-connected resistive component, which is represented by a resistance ESR and is also referred to as the equivalent series resistance of the output capacitor 20. Hereinafter, "ESR" is used both as reference symbol for the resistance and as a measure of
25 the value of said resistance.

The voltage regulator comprises a converter unit 10 having supply voltage terminals for the application of a supply voltage V_{cc} , an output, which is coupled to
30 the output terminal AK and at which the output current I_{out} is available, and also a feedback signal input K2 for feeding back a signal V_{fb} , which is dependent on the output voltage V_{out} and corresponds to the output voltage V_{out} in the example in accordance with
35 figure 1. Moreover, the converter unit 10 comprises a reference voltage input, at which a reference voltage signal V_{ref} provided by a reference voltage source is present.

The voltage converter unit 10 is designed to provide an output current I_{out} dependent on the difference between the reference voltage signal V_{ref} and the feedback signal V_{out} , the following holding true:

$$I_{out} = (V_{ref} - V_{out}) \cdot G_m \quad (2),$$

where G_m is the transconductance of the converter unit 10, which is set by a control signal CTRL present at a control input K3.

In a preferred embodiment the control signal is selected such that for said transconductance set by means of the control signal CTRL, it holds true here that, at least approximately, $G_m = 1/ESR$.

The effects of such a transconductance G_m adapted to the value of the equivalent series resistance ESR are explained below with reference to figure 4, figure 4a illustrating the temporal profile of the output voltage V_{out} and figure 4b the temporal profile of the output current I_{out} under the condition that the output current I_{out} is generated in a manner dependent on the output voltage V_{out} in accordance with (2). In addition, it is assumed for the purposes of the explanation in figure 4 that regulation fluctuations which arise from fluctuations in the load current are disregarded.

Firstly, it shall be assumed that the current consumption I of the load in accordance with figure 3 is zero. In this case, the nominal value V_{out_nom} is established as output voltage V_{out} , said nominal value corresponding to the reference voltage V_{ref} in the example. If, at an instant t_0 , the current consumption rises abruptly to a value I_{max} , corresponding to the maximum permissible current consumption of the load,

then the output voltage V_{out} , owing to the voltage drop across the equivalent series resistance ESR , falls to a value V_{out_min} , for which the following holds true:

$$5 \quad V_{out_min} = V_{ref} - I_{max} \cdot ESR \quad (3).$$

Owing to the regulation in accordance with equation (2) where $G_m = 1/ESR$, given a current I_{max} , the output voltage is adjusted to the value V_{out_min} in accordance
10 with (3), so that the output voltage remains at the value V_{out_min} in the case of a high current consumption I_{max} of the load. For the sake of simplicity, the delays caused by the regulation are not illustrated in figure 4.

15

If, at the instant t_1 , the current consumption falls abruptly to zero then the output voltage V_{out} rises immediately, owing to the voltage obtained across the equivalent series resistance ESR , by the value

20 $\Delta U = I_{max} \cdot ESR$ to the value V_{ref} and is subsequently adjusted to this value in accordance with (1) owing to the current consumption zero of the load.

Taking account of the two extreme cases, maximum
25 current consumption I_{max} of the load and current consumption zero of the load, and under the simplifying assumption, made for explanation purposes, that transitions between these load situations may be effected abruptly, the result, as has been explained
30 with reference to figure 4, is an output voltage V_{out} which fluctuates between $V_{ref} - I_{max} \cdot ESR$ and V_{ref} and thus has an output voltage swing of only $\Delta V_{out} = I_{max} \cdot ESR$.

35 The control terminal K_3 for setting the transconductance G_m by means of the control signal $CTRL$ enables the converter unit 10 to be flexibly adapted to output capacitors 20 having different equivalent series

resistances ESR with the aim of always setting the transconductance G_m to the reciprocal of the equivalent series resistance ESR in order to obtain a maximum voltage swing of the output voltage V_{out} of

5 $\Delta V_{out} = I_{max} \cdot ESR.$

Figure 5 shows an exemplary embodiment of a converter unit 10 having a control input K3 for setting the transconductance of the converter unit 10.

10

The converter 10 according to figure 5 is designed as a buck converter, the fundamental circuit topology of which is known. The converter 10 comprises a series circuit - connected between a terminal for supply potential V_{cc} and the output terminal AK - of a first switch T1 driven in clocked fashion and a coil L, and a freewheeling element connected between a node N common to the first switch T1 and the coil and reference-ground potential GND. In a known manner, the coil L takes up energy when the first switch T1 is closed, and outputs said energy to the load when the first switch T1 is subsequently open. When the first switch T1 is open, the freewheeling element T2 enables commutation of the coil L.

25

The first switch T1 and the freewheeling element are in each case designed as a MOSFET, which are driven complementarily with respect to one another according to a pulse-width-modulated signal PS. The two MOSFETs T1, T2 have freewheeling diodes, so that the second MOSFET T2 immediately serves as a freewheeling element for the coil current, if the first MOSFET turns off, still before the second MOSFET T2 is driven completely in the on state, in order subsequently to reduce the losses resulting from the freewheeling current.

35

The converter furthermore comprises a feedback path having a voltage divider R1, R2, which is connected

between the output terminal AK and reference-ground potential GND and provides a feedback signal Vfb, which is related to the output voltage Vout as follows:

5 $V_{fb} = R_2 / (R_1 + R_2) \cdot V_{out} = V_{out} / A_{fb} \quad (4),$

where $1/A_{fb}$ designates the divider ratio of the voltage divider Z1, Z2, which may be constructed from ohmic resistors or any other passive components. By means of
10 a differential amplifier TA3, the inverting input of which is fed the feedback signal Vfb and the noninverting input of which is fed a reference signal Vref, said feedback signal Vfb is compared with the reference signal Vref. In the example, the differential
15 amplifier TA3 is designed as a transconductance amplifier (OTA) which provides an output current Iea, for which the following holds true:

20 $I_{ea} = G_{mea} \cdot (V_{ref} - V_{fb}) \quad (5),$

where Gmea is the gain or transconductance of the amplifier TA3, which can be set by means of a control signal CTRL at a control input of the amplifier TA3. Said control signal CTRL, which will be discussed
25 below, is a current signal provided by a current source Iq and serves for setting the total transfer response of the converter 10.

Preferably the control signal CTRL is selected to set
30 the transfer function in such a way that the relationship (1) is fulfilled. In the exemplary embodiment, the control signal CTRL is generated by way of example by a current source Iq, but may also be generated by an arbitrary further control signal
35 generating circuit.

A pulse width modulator PWM is present for providing drive signals PS and PS/ for the first MOSFET T1,

serving as a high-side switch, and the second MOSFET T2, serving as a low-side switch. The pulse width modulator PWM provides a pulse-width-modulated signal PS according to a regulation signal Isum, said pulse-
5 width-modulated signal driving the gate terminal of the first MOSFET T1 via a first driver circuit DRV1. The second MOSFET T2 is driven complementarily with respect to the first MOSFET T1. For this purpose, the pulse-width-modulated signal PS is inverted by means of the
10 inverter INV in order to generate a pulse-width-modulated signal PS/, this inverted signal PS/ driving the gate of the second MOSFET T2 via a second driver circuit DRV2. Without restricting the generality, it is assumed hereinafter that the MOSFETs T1, T2 in each
15 case turn on if the associated drive signal PS, PSI has a high level or an upper drive level, and that the MOSFETs T1, T2 turn off in the case of a low level.

The driver circuits serve to convert the levels of the
20 pulse-width-modulated signals to suitable levels for driving the MOSFETs T1, T2.

A first current sensing resistor Rs1 is connected in series with the first MOSFET T1, a voltage
25 drop - caused by a current flow when the first MOSFET T1 is in the on state - across said first current sensing resistor Rs1 being detected by a first measuring amplifier TA1. The measuring amplifier TA1 is designed as a transconductance amplifier which provides
30 a current I1 as measurement signal, said current I1 being proportional to a current through the first MOSFET T1.

In a corresponding manner, a second current sensing
35 resistor Rs2 is connected in series with the second MOSFET T2, a voltage drop - brought about when the second MOSFET T2 is in the on state - across said second current sensing resistor Rs2 being detected by a

second measuring amplifier TA2. In a manner corresponding to the first measuring amplifier, the second measuring amplifier TA2 is designed as a transconductance amplifier which provides a current I2 as measurement signal, said current I2 being proportional to a current through the second MOSFET T2.

The two current sensing resistors Rs1, Rs2 preferably have the same resistance Rs and the two measuring amplifiers TA1, TA2 preferably have an identical gain or transconductance Gcs, which results in an identical total gain of the two arrangements having in each case a current sensing resistor Rs1, Rs2 and a measuring amplifier, which is designated hereinafter by Ai and for which the following holds true:

$$A_i = G_{cs} \cdot R_s \quad (6).$$

The two measurement currents I1 and I2 of the measuring amplifiers TA1, TA2 are fed to an adder AD1, which provides a measurement current I12, for which the following holds true:

$$I_{12} = I_1 + I_2 \quad (7).$$

Since only one of the two MOSFETs T1, T2 in each case turns on at the same point in time, only one of the measurement currents I1, I2 in each case is not equal to zero, while the other is equal to zero. Furthermore, the current through the MOSFET T1 or T2 which is respectively in the on state can only flow via the coil L, since the respective other MOSFET then turns off. The coil current IL is thus proportional to the measurement current formed from the measurement currents I1 and I2, the following holding true:

$$I_L = I_{12} / A_i = (I_1 + I_2) / A_i \quad (8),$$

where A_i is the gain factor of the current measuring arrangements as already explained above. In addition to this explained possibility for measuring the coil current I_L by means of the resistors R_{s1} , R_{s2} connected in series with the semiconductor switches T_1 , T_2 , it is possible, of course, to use arbitrary further current measuring arrangements which provide a measurement signal dependent on the coil current I_L .

The regulation signal I_{sum} fed to the pulse width modulator PWM is formed, by means of a subtractor SUB, from the output signal I_{ea} of the amplifier TA3 located in the feedback path and the current measurement signal I_{l2} proportional to the coil current I_L , the following holding true for the regulation signal:

$$I_{sum} = I_{ea} - I_{l2} = I_{ea} - A_l \cdot I_L \quad (9).$$

The pulse width modulator PWM comprises a comparator unit with a switching hysteresis, as is explained with reference to the method of operation of the pulse width modulator in figure 6. In this case, figures 6a-c show the temporal profile of the regulation signal I_{sum} and the temporal profiles of the pulse-width-modulated signal PS and of the inverted pulse-width-modulated signal PS/. The pulse width modulator PWM takes account of an upper switching threshold TH_1 and a lower switching threshold TH_2 in the generation of the pulse-width-modulated signal PS, the pulse width modulator generating a low level of the pulse-width-modulated signal PS if the regulation signal I_{sum} rises and is less than the upper switching threshold TH_1 . It shall be assumed that the output voltage V_{out} and thus the output signal of the feedback amplifier TA3 are subjected to only small fluctuations and/or only fluctuations which have a significantly greater period duration than the pulse-width-modulated signals PS, PS/, and that I_{ea} is always greater than I_{l2} . A low

level of the pulse-width-modulated signal PS then leads to a rise in the regulation signal Isum, since, in the case of a low level of the pulse-width-modulated signal, the first MOSFET T1 turns off and the second
5 MOSFET T2 turns on, as a result of which the coil L commutates and the coil current IL decreases.

If the summation signal reaches the upper switching threshold TH1, then a high level of the pulse-width-
10 modulated signal PS is generated. As a result of this, the first MOSFET T1 is turned on and the second MOSFET T2 turns off, as a result of which the coil L takes up current via the first MOSFET T1 from supply potential Vcc and the coil current IL rises, with the consequence
15 that the regulation signal Isum decreases. If the regulation signal Isum reaches the lower threshold, then the pulse-width-modulated signal PS assumes a low level again in order thereby to open the high-side MOSFET T1 and to close the low-side MOSFET T2 and to
20 commutate the coil L with the consequence that the coil current IL decreases and the regulation signal rises again.

The overall result is a triangular profile of the coil
25 current IL, as is illustrated in figure 6d. This figure 6d additionally shows the profile - dependent on the output voltage Vout - of the signal Iea, which, in the example with the triangular output current Iout, is subject to small, likewise triangular, fluctuations.

30

The output capacitor 20 averages said triangular coil current IL, so that, in the steady-state condition, the current Iout taken up by the load corresponds to the average value $\langle IL \rangle$ of the coil current IL, in other
35 words the following holds true:

$$I_{out} = \langle IL \rangle$$

$$(10),$$

where $\langle . \rangle$ hereinafter represents averaging.

The following holds true for the output current I_{ea} of the feedback amplifier TA3:

5

$$I_{ea} = G_{mea} \cdot (V_{ref} - V_{fb}) = G_{mea} \cdot \Delta V_{fb} = G_{mea} \cdot (V_{ref} - V_{out}/A_{fb}) \quad (11),$$

where G_{mea} is the transconductance of the feedback amplifier TA3, which can be set externally by means of the control signal CTRL. The regulating arrangement with the feedback amplifier TA3, which overall has a proportional regulating behavior, adjusts the output voltage V_{out} to a nominal value V_{out_nom} in the open-circuit case, the following holding true in said open-circuit case:

15

$$\Delta V_{fb} = (V_{ref} - V_{out_nom}/A_{fb}) = 0, \text{ i.e. } V_{out_nom} = V_{ref} \cdot A_{fb} \quad (12).$$

For $\Delta V_{fb} = 0$, it correspondingly holds true, owing to (11), that the output current I_{ea} of the amplifier KA3 is zero, i.e. $I_{ea} = 0$. The following holds true for the output voltage V_{out} :

20

$$V_{out} = V_{out_nom} - \Delta V_{out} \quad (13),$$

25

where ΔV_{out} represents a deviation of the output voltage V_{out} with respect to the nominal value V_{out_nom} . Inserting (12) and (13) into (11) and transforming then yields:

30

$$\Delta V_{out} = A_{fb} \cdot \Delta V_{fb} \quad (14).$$

For the converter unit illustrated, in the steady-state situation, the equilibrium condition furthermore holds true, according to which the mean value of the current I_{ea} at the output of the feedback amplifier TA3 is equal to the mean value of the current I_{l2} , i.e. $\langle I_{ea} \rangle = \langle I_{l2} \rangle = A_i \cdot \langle I_L \rangle$. Taking account of this

35

equilibrium condition, it is possible, using (11) to write the mean value of the output current I_L as:

$$I_{out} = \langle I_L \rangle = G_{mea} \cdot \Delta V_{out} / (A_{fb} \cdot A_i) \quad (15).$$

5

The transconductance G_m of the system illustrated in figure 4 can thus be represented, on the basis of the known gain of the feedback amplifier TA3, the gain A_{fb} of the feedback path and the gain factor A_i , which maps the mean value of the signal I_{ea} onto the output current I_{out} , in accordance with

10

$$G_m = G_{mea} / (A_i \cdot A_{fb}) \quad (16).$$

Referring to the general explanations concerning figure 1, the following holds true for this transconductance:

15

$$G_m = 1/ESR \quad (17),$$

20

in order to obtain the desired reduction of the overall fluctuation range of the output voltage V_{out} .

In order to set the transconductance G_m to this desired value, provision is made, in the circuit in accordance with figure 4, for setting the gain or transconductance G_{mea} of the feedback amplifier TA3, in a manner adapted to the value of the equivalent series resistance ESR , externally by means of the control signal CTRL, which corresponds to a current supplied by the current source I_q . Assuming that the transconductance of this amplifier has a constant component G_{mea0} and a component dependent on the control signal CTRL, the following holds true:

30

35

$$G_{mea} = G_{mea0} + \alpha \cdot CTRL \quad (18),$$

where α is a constant. From (16), (17) and (18), it follows for said control signal CTRL

$$\text{CTRL} = (1/\text{ESR} - \text{Gmea0}/(\text{Ai} \cdot \text{Afb})) \cdot (\text{Ai} \cdot \text{Afb}/\alpha) \quad (19),$$

5

in order to meet the required condition that the transconductance of the converter unit 10 is inversely proportional to the value of the equivalent series resistance.

10

The converter unit 10 preferably comprises an integrated circuit IC in which are integrated all of the components explained with the exception of the coil L, the voltage divider R1, R2, the voltage source
15 supplying the reference signal Vref, and the current source Iq supplying the adjustable current signal CTRL. These components are connected to connecting terminals A1, A2, A3, A4 of the integrated circuit IC.

20

The essential aspect of the present invention consists in setting the gain or the transconductance of the converter unit 10 by way of the gain of the feedback amplifier by means of an external signal CTRL in such a way that said transconductance is inversely
25 proportional to the reciprocal of the equivalent series resistance ESR.

30

The converter unit is not restricted to the concrete configuration in figure 5, in which there is a pulse width modulator with a switching hysteresis to which is fed a regulation signal dependent on the differential signal Iea and the coil current IL.

35

Thus, it is also possible to provide, instead of the pulse width modulator PWM with switching hysteresis, an adequately known pulse width modulator which generates a sawtooth signal internally and compares said sawtooth signal with the regulation signal Isum in order to

2002 08110

- 19 -

generate the pulse-width-modulated signals, the pulses of the pulse-width-modulated signal beginning in time with the sawtooth signal and in each case ending when the sawtooth signal reaches the regulation signal I_{sum} .